Home > News > AMD DDR2 Implementation Strategy
News

AMD DDR2 Implementation Strategy

Models


H2 2004
H1 2005

Athlon 64 FX

San Diego
(90nm, SOI, 1MB
L2, DC DDR500)

FX-55 (2.6Ghz)

Toledo

(90nm, SOI, DC
DDR2-667)

Athlon 64

Winchester
(90nm, SOI,
512KB L2, DC DDR500)

4000+ (2.6Ghz)

4200+ (2.8Ghz)

  • AMD is expected to revamp its memory controller to support memory at
    speeds beyond conventional 400MHz DDR SDRAM.
  • Additional frequency headroom for AMD’s 64-bit processors with 1000MHz
    HyperTransport bus
  • AMD is readying memory controller that could handle 500MHz DDR modules
  • AMD will not adopt DDR2 in 2004, and certainly not well into 2005.
  • AMD will support DDR2 when DDR2-667 is introduced and performance advances
    enough to overcome the DDR2 latency penalty and when the DDR2 price premium
    fades
  • DDR2-667 deployment could be here as early as Q2’05


Models


H2 2004
H1 2005

Athlon 64 FX

San Diego
(90nm, SOI, 1MB
L2, DC DDR500)

FX-55 (2.6Ghz)

Toledo

(90nm, SOI, DC
DDR2-667)

Athlon 64

Winchester
(90nm, SOI,
512KB L2, DC DDR500)

4000+ (2.6Ghz)

4200+ (2.8Ghz)

  • AMD is expected to revamp its memory controller to support memory at
    speeds beyond conventional 400MHz DDR SDRAM.
  • Additional frequency headroom for AMD’s 64-bit processors with 1000MHz
    HyperTransport bus
  • AMD is readying memory controller that could handle 500MHz DDR modules
  • AMD will not adopt DDR2 in 2004, and certainly not well into 2005.
  • AMD will support DDR2 when DDR2-667 is introduced and performance advances
    enough to overcome the DDR2 latency penalty and when the DDR2 price premium
    fades
  • DDR2-667 deployment could be here as early as Q2’05

TeamVR
http://vrzone.com
VR-Zone is a leading online technology news publication reporting on bleeding edge trends in PC and mobile gadgets, with in-depth reviews and commentaries.

Leave a Reply

Your email address will not be published.

Read previous post:
Intel Future Centrino Roadmap

  H2 2004 H2 2005 H2 2006 2007 Platform Sonoma Napa Santa Rosa Pentium M Dothan 90nm, 2MB L2 cache,...

Close