Home > Memory > Samsung WLP DDR2 Chips
MemoryNews

Samsung WLP DDR2 Chips

Samsung Electronics today announced a wafer level packaging (WLP) technology for 512Mbit DDR2 chips that can enhance electrical properties and reduces physical space of the chips. The new package technology has two patterned inter-layer dielectrics (ILD), with insulating characteristics, and a metal layer replaces the conventional package substrate. The package enhances electrical properties though shorter circuit-routing, reduces package size to die level and package process time, and improves productivity – especially for larger wafer sizes – with higher throughput and lower cost.

Samsung Electronics today announced a wafer level packaging (WLP) technology for 512Mbit DDR2 chips that can enhance electrical properties and reduces physical space of the chips. The new package technology has two patterned inter-layer dielectrics (ILD), with insulating characteristics, and a metal layer replaces the conventional package substrate. The package enhances electrical properties though shorter circuit-routing, reduces package size to die level and package process time, and improves productivity – especially for larger wafer sizes – with higher throughput and lower cost.

TeamVR
http://vrzone.com
VR-Zone is a leading online technology news publication reporting on bleeding edge trends in PC and mobile gadgets, with in-depth reviews and commentaries.

Leave a Reply

Your email address will not be published.

Read previous post:
Intel Montecito Die Structure

Montecito : 90nm, Dual Core, ~2Ghz, 400Mhz FSB, 24MB L3 cache (2 x 12MB Split), 1.7B transistors, Enhanced cache reliability...

Close